Frete Grátis
  • Google Plus

Integrated Circuit Defect-Sensitivity (Cód: 6326517)

José Pineda de Gyvez

SPRINGER VERLAG POD

Ooopss! Este produto está temporariamente indisponível.
Mas não se preocupe, nós avisamos quando ele chegar.

Ooops! Este produto não está mais a venda.
Mas não se preocupe, temos uma versão atualizada para você.

Ooopss! Este produto está fora de linha, mas temos outras opções para você.
Veja nossas sugestões abaixo!

R$ 1.116,40 R$ 837,30 (-25%) em até 10x de R$ 83,73 sem juros
Cartão Saraiva R$ 795,44 (-5%) em até 1x no cartão ou em até 12x de R$ 69,78 sem juros
Grátis

Cartão Saraiva

Descrição

Spot defects are random phenomena present in every fabrication line. As technological processes mature towards submicron features, the effect of these defects on the functional and parametric behavior of the IC
becomes crucial. Integrated Circuit Defect-Sensitivity: Theory and Computational Models reviews the importance of a defect-sensitivity analysis in comtemporary VLSI design procedures. The
modeling of defects in microelectronics technologies is revised from a set theoretical approach as well as from a practical point of view. This way of handling the material introduces the reader step-by-step to critical
area analysis through the construction of formal mathematical models. The rigorous formalism developed in this book is necessary to study the construction of deterministic algorithms for layout defect exploration. Without
this basis, it would be impossible to scan layouts in the order of 106 objects, or more, in a reasonable time. The theoretical component of this book is complemented with a set of
practical case studies for fault extraction, yield prediction, and IC defect-sensitivity evaluation. These case studies emphasize the fact that by using appropriate formulae combining statistical data with the computed
defect-sensitivity, an estimate of the IC's defect tolerance can be obtained at the end of the respective production line. The case studies range from highlighting their geometrical nature as a function of the defect size
to more specific situations highlighting layout regions where faults may occur. In addition to the visualization of critical areas, numerical data in the form of tables, graphs and histograms are provided for quantification
purposes. More that, ever smarter, defect-tolerant design strategies have to be devised to attain high yields. Obviously, the work presented in the book is not definitive, and more research will always be useful
to advance the field of CAD for manufacturability. This is, of course, one of the interesting challenges imposed by the ever-changing nature of microelectronic technologies. CAD developers and yield practitioners from
academia and industry will find that this book lays the foundations for further pioneering work.

Características

Produto sob encomenda Sim
Marca SPRINGER VERLAG POD
Cód. Barras 9780792393061
Altura 23.40 cm
I.S.B.N. 9780792393061
Profundidade 1.27 cm
Referência 9780792393061
Ano da edição 1992
Idioma Inglês
Número de Páginas 196
Peso 0.45 Kg
Largura 15.60 cm
AutorJosé Pineda de Gyvez

Avaliações

Avaliação geral: 0

Você está revisando: Integrated Circuit Defect-Sensitivity