Frete Grátis
  • Google Plus
Livro Digital

Transient-Induced Latchup in CMOS Integrated Circuits (Cód: 9312457)

Ming-Dou Ker; Sheng-Fu Hsu

Wiley (Digital)

Ooops! Este produto não está mais a venda.
Mas não se preocupe, temos uma versão atualizada para você.

Ooopss! Este produto está fora de linha, mas temos outras opções para você.
Veja nossas sugestões abaixo!

R$ 226,43 em até 7x de R$ 32,35 sem juros
Cartão Saraiva R$ 215,11 (-5%) em até 1x no cartão ou em até 11x de R$ 20,58 sem juros
Grátis

Cartão Saraiva

Descrição

The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Transient-Induced Latchup in CMOS Integrated Circuits? equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process. Presents real cases and solutions that occur in commercial CMOS IC chips Equips engineers with the skills to conserve chip layout area and decrease time-to-market Written by experts with real-world experience in circuit design and failure analysis Distilled from numerous courses taught by the authors in IC design houses worldwide The only book to introduce TLU under system-level ESD and EFT tests This book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.

Características

Produto sob encomenda Sim
Marca Wiley (Digital)
Cód. Barras 9780470824085
Início da Venda 03/03/2016
Territorialidade Internacional
Formato Livro Digital Pdf
Gratuito Não
Proteção Drm Sim
Número da edição 1
Idioma 337
Código do Formato Pdf
Número de Páginas 320 (aproximado)
Ano da Publicação 109
Peso 0.00 Kg
AutorMing-Dou Ker; Sheng-Fu Hsu

Avaliações

Avaliação geral: 0

Você está revisando: Transient-Induced Latchup in CMOS Integrated Circuits

Transient-Induced Latchup in CMOS Integrated Circuits (Cód: 9312457) Transient-Induced Latchup in CMOS Integrated Circu... (Cód: 9312457)
R$ 226,43
Transient-Induced Latchup in CMOS Integrated Circuits (Cód: 9312457) Transient-Induced Latchup in CMOS Integrated Circu... (Cód: 9312457)
R$ 226,43