Artboard 33 Artboard 16 Artboard 18 Artboard 15 Artboard 21 Artboard 1 Artboard 2 Artboard 5 Artboard 45 Artboard 45 Artboard 22 Artboard 9 Artboard 23 Artboard 17? Artboard 28 Artboard 43 Artboard 49 Artboard 47 Artboard 38 Artboard 32 Artboard 8 Artboard 22 Artboard 5 Artboard 25 Artboard 1 Artboard 42 Artboard 11 Artboard 41 Artboard 13 Artboard 23 Artboard 10 Artboard 4 Artboard 9 Artboard 20 Artboard 6 Artboard 11 Artboard 7 Artboard 3 Artboard 3 Artboard 12 Artboard 25 Artboard 34 Artboard 39 Artboard 24 Artboard 13 Artboard 19 Artboard 7 Artboard 24 Artboard 31 Artboard 4 Artboard 14 Artboard 27 Artboard 30 Artboard 36 Artboard 44 Artboard 12 Artboard 17 Artboard 17 Artboard 6 Artboard 27 Artboard 19 Artboard 30 Artboard 29 Artboard 29 Artboard 26 Artboard 18 Artboard 2 Artboard 20 Artboard 35 Artboard 15 Artboard 14 Artboard 48 Artboard 50 Artboard 26 Artboard 16 Artboard 40 Artboard 21 Artboard 29 Artboard 10 Artboard 37 Artboard 3 Artboard 3 Artboard 46 Artboard 8
e-book

Transient-Induced Latchup in CMOS Integrated Circuits (Cód: 9312457)

Ming-Dou Ker; Sheng-Fu Hsu

Wiley (Digital)

Ooops! Este produto não está mais a venda.
Mas não se preocupe, temos uma versão atualizada para você.

Ooopss! Este produto está fora de linha, mas temos outras opções para você.
Veja nossas sugestões abaixo!

De: R$ 226,43

Por: R$ 169,82

em até 5x de R$ 33,96 sem juros

Total:

Em até 1x sem juros de


Crédito:
Boleto:
Cartão Saraiva:

Total:

Em até 5x sem juros de


Transient-Induced Latchup in CMOS Integrated Circuits

R$169,82

Descrição

The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Transient-Induced Latchup in CMOS Integrated Circuits  equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process. Presents real cases and solutions that occur in commercial CMOS IC chips Equips engineers with the skills to conserve chip layout area and decrease time-to-market Written by experts with real-world experience in circuit design and failure analysis Distilled from numerous courses taught by the authors in IC design houses worldwide The only book to introduce TLU under system-level ESD and EFT tests This book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.

Características

Peso 0.00 Kg
Produto sob encomenda Sim
Marca Wiley (Digital)
Número de Páginas 320 (aproximado)
Idioma 337
Acabamento e-book
Territorialidade Internacional
Formato Livro Digital Pdf
Gratuito Não
Proteção Drm Sim
Início da Venda 03/03/2016
Código do Formato Pdf
Cód. Barras 9780470824085
Número da edição 1
Ano da Publicação 109
AutorMing-Dou Ker; Sheng-Fu Hsu