Artboard 33Artboard 16Artboard 18Artboard 13Artboard 42Artboard 21Artboard 4Artboard 5Artboard 45Artboard 22Artboard 7Artboard 42Artboard 23Artboard 12Artboard 28Artboard 17?Artboard 28Artboard 43Artboard 49Artboard 47Artboard 15Artboard 32Artboard 6Artboard 22Artboard 5Artboard 25Artboard 1Artboard 42Artboard 11Artboard 41Artboard 11Artboard 23Artboard 10Artboard 4Artboard 9Artboard 6Artboard 8Artboard 7Artboard 3Artboard 12Artboard 25Artboard 34Artboard 43Artboard 44Artboard 16Artboard 24Artboard 13Artboard 5Artboard 24Artboard 31Artboard 1Artboard 12Artboard 27Artboard 30Artboard 36Artboard 44Artboard 9Artboard 17Artboard 6Artboard 27Artboard 30Artboard 29Artboard 26Artboard 2Artboard 20Artboard 35Artboard 15Artboard 14Artboard 50Artboard 26Artboard 14Artboard 40Artboard 21Artboard 10Artboard 37Artboard 46Artboard 33Artboard 8

Computer Architecture Techniques for Power-Efficiency (Cód: 8289903)

Martonosi,Margaret; Kaxiras,Stefanos


Ooops! Este produto não está mais a venda.
Mas não se preocupe, temos uma versão atualizada para você.

Ooopss! Este produto está fora de linha, mas temos outras opções para você.
Veja nossas sugestões abaixo!

R$ 135,00

em até 4x de R$ 33,75 sem juros


Em até 1x sem juros de

Cartão Saraiva:


Em até 4x sem juros de

Computer Architecture Techniques for Power-Efficiency



In the last few years, power dissipation has become an important design constraint, on par with performance, in the design of new computer systems. Whereas in the past, the primary job of the computer architect was to translate improvements in operating frequency and transistor count into performance, now power efficiency must be taken into account at every step of the design process. While for some time, architects have been successful in delivering 40% to 50% annual improvement in processor performance, costs that were previously brushed aside eventually caught up. The most critical of these costs is the inexorable increase in power dissipation and power density in processors. Power dissipation issues have catalyzed new topic areas in computer architecture, resulting in a substantial body of work on more power-efficient architectures. Power dissipation coupled with diminishing performance gains, was also the main cause for the switch from single-core to multi-core architectures and a slowdown in frequency increase. This book aims to document some of the most important architectural techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in processors and memory hierarchies. A significant number of techniques have been proposed for a wide range of situations and this book synthesizes those techniques by focusing on their common characteristics. Table of Contents: Introduction / Modeling, Simulation, and Measurement / Using Voltage and Frequency Adjustments to Manage Dynamic Power / Optimizing Capacitance and Switching Activity to Reduce Dynamic Power / Managing Static (Leakage) Power / Conclusions


Peso 0.00 Kg
Produto sob encomenda Sim
Idioma 337
Acabamento e-book
Territorialidade Internacional
Formato Livro Digital Pdf
Gratuito Não
Proteção Drm Sim
Tamanho do Arquivo 5368
Início da Venda 19/11/2014
Código do Formato Pdf
Cód. Barras 9781598292091
Ano da Publicação 108
AutorMartonosi,Margaret; Kaxiras,Stefanos